lasmin samy


lec3 ch7


sheet #5


Figures needed for sheet 5

Solution

* - 1 - 1 - 1








clock Read write Erablein

Sheet #5 MOV X(Rsre), Rost (write microprogram) Call microrolltine 57.24 *microinstruction* 000 PCout, MARin, Read, Select 4, Add, Zin 001 Zout, PCIn, lin, WMFC 002 MDRout, IRin Same MBranch & MPC = 1613 161 PCout, MARin, Read, Select 4, Add, Zin X 162 Zout, PCin, WMFC 163 MD Rout, Yin 64 Respont, Selecty, Add, Zin Zout, MARin, Read MBranch & MPC 170; MPG = [IR], WMFC 70 MDRout, MARin, Read, WMFC 71 M DRout, Yin 72 Rastout, Select Y, Add, Zin 173 Zout, Rost, End. et rient sign Eld Dia a til gelenn og G FEIGURE 7020) S

Figures, needed to solve Sheet #5



,

-5-

Property 5rg

Mov X(Rsrc), Rdst

- 1. Pout MARin, Read, Selecty Add, Zin
- 2. Zout PCin, Yin, WMFC.
- 3. MDRout, IRin
- 4. offset- Rield-of TRout, MARin, Read
- 5. Rscrout, Ying WMFC
- 6. MDRout, Selecty, Add, Zin
- 7- Zout, MARin, Read.
- 8. WMFC
- 9. MDRout, Rost in, End

Branch on Negative Branch < 0 loop

if N=0 No Branch
if N=1 Branch
(Single Bus Structure)

1. PCout, MARin, Read, Select 4, Add, Zin

2- Zout, PCin, Vin, WMFC

3. MDRout IRin

4. Offset-field-of-IRout, Select Y, Add, Zin, if N=0 then End

5- Zout, PCin, End.

(Mulbiple - Bus Structure)

1- Plouts, R=B, MARin, Read, Inc PC


2. LUMFC

3. MDROUTB, R=B, IRin

4. PCouts, Offset-field-of-IRoutA, Add,

if N=0 then End

5. PCin, End



@ Assi 7.30 Address Microinstruction 0000 0001 if (b665) = 00) then UBranch 0111
if (b665) = 01) then UBranch 1010 0011 if (b, bs)=10) then MBranch 1100 M Branch 1111 MBranch1111 001 010 MBranch 1111

-6-




Figure Readed France Figure Fi

2. 25 Figure 7.19 7 2-3) 2) 1.32 2) 1.32




Figure 7.19 An example of a partial format for field-encoded microinstructions.

then be assigned a distinct code that represents the microinstruction. Such full encoding is likely to further reduce the length of microwords but also to increase the complexity of the required decoder circuits.

Highly encoded schemes that use compact codes to specify only a small number of control functions in each microinstruction are referred to as a vertical organization. On the other hand, the minimally encoded scheme of Figure 7.15, in which many resources can be controlled with a single microinstruction, is called a horizontal organization. The horizontal approach is useful when a higher operating speed is desired and when the machine structure allows parallel use of resources. The vertical approach results in considerably slower operating speeds because more microinstructions are needed to perform the desired control functions. Although fewer bits are required for each microinstruction, this does not imply that the total number of bits in the control store is smaller. The significant factor is that less hardware is needed to handle the execution of microinstructions.

	(7-31) need figure 7-19.
50/	To reduce the number of bits needed to encode control Signals in Figure (7.19) we do the following:
	O put the I'm Control Signal as the fourth Signal in Es to reduce F3 by one bit
	2 Combine fields F6, F7, and F8 into a single 2-bit field that represents: 00: Selecty 01: Selecty
Fina	10 5 WMFC 11 5 END acounty frag
4 bin	O No langer & oo; No action OO; Select 4
Wind State of the	10: MAKIN ON PERON OI: Selecty 10: Morin of 10: Write 10: WMFC 11: Tempin Sin 11: Fin 11: End-
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	7 45

	Keed Figure 7.19, Figure 7.6, Figure 7.7
	(7-32) Suggest a new encoding Scheme to generate control signals of figure (7-19) o that reduce number of bits needed to 12.
.\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	explain your effect to examples figure 7.6 & Figure 7.7
	Control signal) & wish plants of the The first of was the signal of which the signal of the signal o
	DMARin 6 Read => MARin Read Selecty Zin Selecty (new encoding Scheme will be of
N .	FAO F, + Zouto End Zouto WMFC (11 Signal)
¥,	FB & F2, F3 + Zin & Select 4 Zin (13 signals) MARin MARin, Read MORin MDR. write
	FC: F4 (16 signals)
	Jied son and fai is fred is 6) son of the los of the lo

the contents of R1 are transferred to register Y in step 5, to prepare for the addition operation. When the Read operation is completed, the memory operand is available in register MDR, and the addition operation is performed in step 6. The contents of MDR are gated to the bus, and thus also to the B input of the ALU, and register Y is selected as the second input to the ALU by choosing SelectY. The sum is stored in register Z, then transferred to R1 in step 7. The End signal causes a new instruction fetch cycle to begin by returning to step 1.

This discussion accounts for all control signals in Figure 7.6 except Y_{in} in step 2. There is no need to copy the updated contents of PC into register Y when executing the Add instruction. But, in Branch instructions the updated value of the PC is needed to compute the Branch target address. To speed up the execution of Branch instructions, this value is copied into register Y in step 2. Since step 2 is part of the fetch phase, the same action will be performed for all instructions. This does not cause any harm because register Y is not used for any other purpose at that time.

7.2.1 Branch Instructions

A branch instruction replaces the contents of the PC with the branch target address. This address is usually obtained by adding an offset X, which is given in the branch instruction, to the updated value of the PC. Figure 7.7 gives a control sequence that implements an unconditional branch instruction. Processing starts, as usual, with the fetch phase. This phase ends when the instruction is loaded into the IR in step 3. The offset value is extracted from the IR by the instruction decoding circuit, which will also perform sign extension if required. Since the value of the updated PC is already available in register Y, the offset X is gated onto the bus in step 4, and an addition operation is performed. The result, which is the branch target address, is loaded into the PC in step 5.

The offset X used in a branch instruction is usually the difference between the branch target address and the address immediately following the branch instruction.

Prohem 7-32

Figure 7:7

Vide i villadi

Strain di villadi

Strain di

Step	Action
1	PCout, MARin, Read, Select4, Add, Zin
2	Zout, PCin, Yin, WMFC
3	MDR _{out} , IR _{in}
4	Offset-field-of-IR $_{out}$, Add, \mathbf{Z}_{in}
5	Zout, PCin, End

Figure 7.7 Control sequence for an unconditional Branch instruction.

7.2 EXECUTION OF A COMPLETE INSTRUCTION

Let us now put together the sequence of elementary operations required to execute one instruction. Consider the instruction

Add (R3), R1

which adds the contents of a memory location pointed to by R3 to register R1. Executing this instruction requires the following actions:

- 1. Fetch the instruction.
- 2. Fetch the first operand (the contents of the memory location pointed to by R3).
- 3. Perform the addition.
- 4. Load the result into R1.

Figure 7.6 gives the sequence of control steps required to perform these operations for the single-bus architecture of Figure 7.1. Instruction execution proceeds as follows. In step 1, the instruction fetch operation is initiated by loading the contents of the PC into the MAR and sending a Read request to the memory. The Select signal is set to Select4, which causes the multiplexer MUX to select the constant 4. This value is added to the operand at input B, which is the contents of the PC, and the result is stored in register Z. The updated value is moved from register Z back into the PC during step 2, while waiting for the memory to respond. In step 3, the word fetched from the memory is loaded into the IR.

Steps 1 through 3 constitute the instruction fetch phase, which is the same for all instructions. The instruction decoding circuit interprets the contents of the IR at the beginning of step 4. This enables the control circuitry to activate the control signals for steps 4 through 7, which constitute the execution phase. The contents of register R3 are transferred to the MAR in step 4, and a memory read operation is initiated. Then

Step Action

1 PCout, MARin, Read, Select4, Add, Zin

2 Zout, PCin, Yin, WMFC

3 MDRout, IRin

4 R3out, MARin, Read

7 NDRout Selecty, Add Zin

8 Zout, R1in, End

Figure 7.6 Control sequence for execution of the instruction Add (R3),R1.

-12-

we need figure	7.10 & figure 7.8)
(7.33) Suggest a formate for Similar to figure 7-19. Organization as shown in	- microinstruction if the processor Figure (7-8)
Solution 3-> Solution 3-> E. Figure 7-8 Contain 2 B Connected to the Aluo	
OO 2 Fields are needed MDRout Je out = 1 2) 3 3576 (MDRoutA - Nove) MDRoutB	instead of f1
FI-A FI-B MDRoute MDRoute Rioute Rioute	
7-347 merlits of horizontal	and vertical microinst.
horizontal microinstructions	[vertical microinistructions
· They are Longer	o They are require
. They need a Large mi croppgram	1 more encoding and
o used for CISC	Longer delay.
Dise (v jet said	o lead to longer
	; Microprograms and ; Slower operation.
	-{·
-14-	1

